Abstract-We present a review of recent reports on vertical MOSFETs which includes a summary of our own research in this area. Such devices can offer a decananometer channel length in a relaxed lithography. Furthermore, the footprint is substantially smaller than an equivalent lateral MOSFET for a given on-current. We summarise a number of innovative device architectures that allow control ofshort channel effects and reduction of parasitic elements. Both numerical modelling and experimental results are presented to validate the proposals. The devices are particularly suited to radio frequency application.
INTRODUCTION
Vertical MOSFETs (vMOSTs) are proposed as a possible device architecture to allow continued scaling along the ITRS roadmap [l] . In fact, processing steps such as epitaxy and ionimplantation (II) offer high precision and reproducibility for forming thin, doped regions in the vertical plane. Device architectures based on II are to be preferred due to the ease with which the p-channel and n-channel devices required for full CMOS can be realized in addition to the relatively low cost. The work presented here focuses mainly on n-channel devices which could be used for radiofrequency applications. Such devices could either form discrete amplifier modules or be incorporated into a full CMOS or BiCMOS process. We will show that the device can be realized at relatively relaxed lithographic nodes but bring performance comparable to two or three generations. Fig. 1 illustrates the reduced footprint achievable for double gate and gate all-around vertical architectures compared to a lateral layout. The challenges 1-4244-0847-4/07/$20.00 © 2007 IEEE for vertical architectures relate to the need for short channel control, exacerbated by the relatively deep junctions and large parasitic overlap capacitances inherent in vMOSTs.
The paper is organized as follows. In section 2, we present a review of the more recently reported work on vMOSTs. In section 3 we summarise our work on architectural innovations to control short channel effects and to reduce parasitic capacitance. This is followed in section 4 , by a description of more advanced features for vMOST design. Section 5 contains a discussion of possible applications of the devices, particularly for radio-frequency applications and the paper is concluded in section 6 [4] . Additionally, compared to homogeneously doped body this delta doping profile also served to reduce the hot carrier effects due to the reduced average drain electric field along the channel and thus improved the breakdown voltage. However, the application of this device in RF application is limited due to the large overlap capacitance between the gate and the drain/source. A selective epitaxy method was proposed to solve this problem by depositing the poly gate layer previously to the selective epitaxial growth of the p+np+ junctions therefore reducing the overlap regions [5] . Because the floating body effect still remained as an important issue inducing severe parasitic bipolar effect in aforementioned epitaxial devices, a SiGe source layer was developed to suppress majority carrier (hole) accumulation and consequently, offset avalanche breakdown [6] . For ultra short channel device especially with p type channel, SiGeC layers were also seen as important technology to suppress the dopant diffusion from the drain and source, which would lead to severe bulk punch through [7] . A classical epitaxially grown vMOST with channel length down to 70nm precisely defined by the thickness of a silicon film using LPCVD was reported in [2, 3] . The channel is uniformly doped. The sidewall interface quality was enhanced by the deposition and etching of a sacrificial oxide layer before the gate oxide growth. However, the biggest disadvantages of this device are the severe short channel effects (SCE), floating body effects and high overlap capacitance. To suppress the SCE without compromising oncurrent, a technology was later reported using MBE instead of LPCVD to grow a highly doped thin layer in the center of the body as a p Fig. 3 . Replacement gate scheme.
The overlap capacitance problem for the epitaxial vMOST has been addressed by incorporating a process of replacement gate [8] as shown in Fig. 3 . In that work, after etching of the dummy gate, the poly gate was selfaligned with the previously grown channel and therefore the overlap region was largely limited. In the device junction depth could be controlled by the solid source diffusion (SSD). However, shallow junctions were still difficult to form because of the limitation of the thermal budget for annealing. More recently, an ultra thin vertical channel nMOSFET process that can simultaneously address the aforementioned short channel and parasitic issues especially overlap capacitance problems was reported in [9] . In this device, a replacement gate process was used to allow LDD drain region selfaligned with the gate, thus largely limiting the overlap region of which the rest is isolated by SiN layers. The ultra thin body effectively suppresses the SCE with the aid of a borondoped poly-Sio.5Geo.5 gate to adjust the threshold voltage. However, the process brought problems of high series resistance in contacts and drain/source regions together with poor sidewall interface quality because of the difficulty of incorporating the sacrificial oxide step. A process for threshold voltage adjustment involving only a BSG film has been reported, to allow the Si body surface to be doped accordingly, thus precluding the poly gate doping design [10] .
The vMOSTs fabricated through an etching and implantation process were first discussed in [11] . Unlike the epitaxial processes, the channel, drain and source regions are defined by ionimplantation. This approach has the significant advantages of simplicity and full compatibility with conventional planar CMOS technology. In other work, the on-current in such implanted devices was enhanced by implantation of Ge into the channel region [12] . As a result, the channel mobility is enhanced and also the on-current is further increased due to the intensive field at the gradual SiGe drain junction? The impact of the sidewall interface orientations on gate oxide thickness, interface state density and inversion layer mobility was assessed in other work [13] . The overlap capacitance problem in implanted vMOST was addressed by using a simple selfaligned process which is less complicated than in the epitaxial channel devices [14, 15] . However, the performance of implanted devices was degraded by the onset of short channel effects. One proposed solution was to implant a graded channel doping which has high doped end near the source [16] . In this way, the source junction barrier is enhanced that provides suppression on drain field penetration and also bulk punchthrough. The lightly doped drain end channel serves to increase the carrier mobility and reduce the impact ionization rate. The disadvantage of this approach is that the highly doped source end channel may have high band to band leakage.
Furthermore the device must be biased in source on top mode to allow aforementioned benefits realized. This does introduce some circuit design constraints and is also less than optimal for RF applications where a grounded source is required. Figure 4 shows a generic vMOST whereby channels are formed on the vertical sidewalls of etched pillars. The source and drain can be assigned to either the top or the bottom of the pillar but as is apparent from the figure, a considerable asymmetry is evident for these regions. The bottom contact region can be formed by an angled implant followed by a drive-in to ensure the doped region encroaches around the corner of the pillar thus ensuring full gate control of the channel. In contrast, the top contact is easily formed by an implant into the top of the pillar. Thus These results indicate a generic problem for vMOST design. We have suggested a solution based on the concept of the 'dielectric pocket' also referred to as 'junction stop (JS)' [17, 18] and the architecture is shown in Fig. 6 . The JS essentially forms a hard mask on top of the pillar which allows formation of a shallow top junction by out-diffusion from the poly-Si top contact region. The details of the process can be found elsewhere [18] . We draw attention to the gap between the JS and the gate oxide depicted in Fig. 6 . The width of this region is crucial in defining the junction depth.
DESIGN ISSUES FOR VMOSTs
In the simulations of the vMOSTs-JS, the drain spacer width is varied from 3 nm to 80 nm yielding a drain junction depth in the range 5 nm to 100 nm. The junction stop has a thickness of 20 nm. Simulation results of SCEs are shown in Fig. 7 The benefits are shown in Fig. 8 Fig. 9 . Reduction of gate-source overlap capacitance (bottom of pillar) is achieved by a LOCOS type process which we designate fillet local oxidation (FILOX) [21] . Fig. 10 shows a field emission SEM crosssection of an nvMOST featuring this approach. Incorporation of a deposited oxide region on top of the pillar and the thicker oxide grown on the highly doped poly-Si extrinsic drain contact can reduce significantly the gate-drain capacitance.
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FURTHER DEVELOPMENTS
A particular feature of vMOST technology is the ease by which large aspect ratio and multi gate devices can be realised. We have reported a process whereby appropriate masking allows us to realise single, double and gate-all-around architectures relatively easily [22] as shown in Fig. 13 . Good device characteristics as shown in Fig. 14 Figure 12 shows the results of calculations for transistor structures. It is evident that significant reductions in CGS and CGD can be realised using the FILOX process. 4. FURTHER DEVELOPMENTS A particular feature of vMOST technology is the ease by which large aspect ratio and multi gate devices can be realised. We have reported a process whereby appropriate masking allows us to realise single, double and gate-all-around architectures relatively easily [22] as shown in Figure 13 . Good device characteristics as . , , -, v 
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The devices discussed so far and more appropriate for use in RF application. For advanced digital application, it is desirable to scale the pillar width to smaller dimensions such that full depletion is achieved for double gate configuration. This can bring many benefits such as volume inversion, enhanced mobility and hence on-current. However, scaling of the pillar width introduces floating body effects because the depletion regions associated with the bottom contacts tend to merge before those associated with the channel regions within the pillars, as depicted in Fig.  15 [23] . Thus floating body effects, similar to those of SOI devices, can become apparent. 
DISCUSSION
The continued scaling of MOSFETs to the decananometre regime presents very major technological challenges to the industry and will require enormous investment in plant and equipment. Vertical transistors are currently of interest because they offer an alternative route to ultra-short channel MOS transistors with relaxed lithography requirements, and hence considerably lower costs.
It is worth pointing out that there is little research so far on the potential and feasibility of vertical MOSFETs as medium power RF devices aimed at the highly lucrative 1-10 GHz market. In this context, the key advantages of the vMOSFET are the ability to use relaxed lithography (0.35pm say) to produce a very short channel (sub-0. 1 m) transistor. Furthermore, with vertical MOSFETs, surround gates can be easily produced and provide a very high aspect ratio in a very small silicon area. Both advantages to contribute to very high transistor transconductance, gm, and fT~gm/Cgat., and hence provide a device with a high LF gain, Av gm/gdand a high bandwidth, fT gm/Cgate. Alongside the increase in fT comes the reduction in operating voltage. This poses challenges in the design of high linearity front end circuits, where significant operating currents are needed while maintaining enough headroom to avoid compression. Less obvious is the VCO circuit; these work best with large signal swings since the carrier to phase noise ratio is then maximized. MOS devices are generally preferred for this reason, albeit with the limitation imposed by the power supply. A higher working supply and a high bandwidth device make the design trade-offs easier here.
Finally we come to the transmit path, which is a particular challenge for CMOS. To obtain a (relatively) large output power ( ie, of the order of +20 to +3OdBm) with a low supply voltage there will be large currents and potentially large losses; we also require wide devices driven with large gate swings. Hence driving the driver itself and matching its output is something of a challenge. Using an inherently higher bandwidth device at this point, i.e. with larger gm for a given input capacitance, eases the internal drive and hence power consumption. Raising the power supply voltage means that the losses of the stage can be increased and the matching becomes easier. If one can use a direct battery connection, then the losses of a DC-DC converter are removed. From the above discussion one can see that with the availability of vertical MOSFET devices incorporated in a mature mainstream CMOS technology, there are significant opportunities for the design of highly integrated radio systems which can include a low power PA or relatively strong transmit driver on relatively inexpensive substrates.
